7

# Principles of Compiler Design

In this chapter,

CFG stands for context free grammar.

DFSA stands for deterministic finite state automata.

NDFSA stands for non-deterministic finite state automata.

### 1. Cross-compiler is a compiler

- (a) which is written in a language that is different from the source language.
- (b) that generates object code for its host machine.
- (c) which is written in a language that is same as the source language.
- (d) that runs on one machine but produces object code for another machine.

## 2. Incremental-compiler is a compiler

- (a) which is written in a language that is different from the source language
- (b) that generates object code for its host machine
- (c) which is written in a language that is same as the source language
- (d) that allows a modified portion of a program to be recompiled
- 3. For which of the following reasons, an interpreter is preferred to a compiler?
  - (a) It takes less time to execute.
  - (b) It is much helpful in the initial stages of program development.
  - (c) Debugging can be faster and easier.
  - (d) It needs less computer resources.

- 4. For which of the following reasons, a compiler is preferable to an interpreter? (a) It can generate stand-alone programs that often take less time for execution. (b) It is much helpful in the initial stages of program development. (c) Debugging can be faster and easier. (d) If one changes a statement, only that statement needs recompilation. 5. The cost of developing a compiler is proportional to the (a) complexity of the source language (b) complexity of the architecture of the target machine (c) flexibility of the available instruction set (d) none of the above 6. An ideal compiler should (a) be smaller in size (b) take less time for compilation (c) be written in a high level language (d) produce object code that is smaller in size and executes faster 7. An optimizing compiler (a) is optimized to occupy less space (b) is optimized to take less time for execution (c) optimizes the code (d) none of the above 8. In a compiler, grouping of characters into tokens is done by the (a) scanner (b) parser (c) code generator (d) code optimizer Whether a given pattern constitutes a token or not (a) depends on the source language (b) depends on the target language (c) depends on the compiler (d) none of the above comments is true A grammar will be meaningless if the (a) terminal set and the non-terminal set are not disjoint (b) left hand side of a production is a single terminal (c) left hand side of a production has no non-terminal (d) left hand side of a production has more than two non-terminals 11. Which of the following grammars are not phase-structured? (a) Regular (b) Context-free (c) Context-sensitive (d) None of the above ' 12. Which of the following is the most general phase-structured grammar? (a) Regular (d) None of the above (b) Context-free (c) Context-sensitive
  - (a) ε can't be the right hand side of any production
    (b) number of grammar symbols on the left hand side of a production can't be

In a context-sensitive grammar.

(b) number of grammar symbols on the left hand side of a production can't be greater than the number of grammar symbols on the right hand side

- (c) number of grammar symbols on the left hand side of a production can't be greater than the number of terminals on the right hand side
- (d) number of grammar symbols on the left hand side of a production can't be greater than the number of non-terminals on the right hand side
- In a context-free grammar,
  - (a) ε can't be the right hand side of any production
  - (b) terminal symbols can't be present in the left hand side of any production
  - (c) the number of grammar symbols in the left hand side is not greater than the number of grammar symbols in the right hand side
  - (d) all of the above
- 15. If w is a string of terminals and A, B are two non-terminals, then which of the following are right-linear grammars?
  - (a) A → Bw
- (b) A → Bwiw
- (c) A → wB w
- (d) None of the above
- 16. If a is a terminal and S, A, B are three non-terminals, then which of the following are regular grammars?
  - (a) S → ε

(b) A → aB | a

A → aSIb

B → bAlb

(c) A → BalBab

- (d) A → abBlaB
- Representing the syntax by a grammar is advantageous because
  - (a) it is concise
  - (b) it is accurate
  - (c) automation becomes easy
  - (d) intermediate code can be generated easily and efficiently
- 18. CFG can be recognized by a
  - (a) push-down automata

(b) 2-way linear bounded automata

(c) finite state automata

(d) none of the above

- 19. CSG can be recognized by
  - (a) push-down automata

(b) 2-way linear bounded automata

(c) finite state automata

(d) none of the above

- Choose the correct statements.
  - (a) Sentence of a grammar is a sentential form without any terminals.
  - (b) Sentence of a grammar should be derivable from the start state.
  - (c) Sentence of a grammar should be frontier of a derivation tree, in which the root node has the start state as the label.
  - (d) All of the above
- A grammar can have
  - (a) a non-terminal A that can't derive any string of terminals
  - (b) a non-terminal A that can be present in any sentential form
  - (c) ε as the only symbol on the left hand side of a production
  - (d) none of the above

22.	A top-down	parser generates
	(a) left-mos	t derivation

left-most derivation (b) right-most derivation

(c) right-most derivation in reverse (d) left-most derivation in reverse

23. A bottom-up parser generates

(a) left-most derivation (b) right-most derivation

(c) right-most derivation in reverse (d) left-most derivation in reverse

24. A given grammar is said to be ambiguous if

- (a) two or more productions have the same non-terminal on the left hand side
- (b) a derivation tree has more than one associated sentence
- (c) there is a sentence with more than one derivation tree corresponding to it
- (d) parenthesis are not present in the grammar

\*25. The grammar E → E+E | E\*E | a, is

- (a) ambiguous
- (b) unambiguous
- (c) ambiguous or not depends on the given sentence
- (d) none of the above
- Choose the correct statement.
  - (a) Language corresponding to a given grammar, is the set of all strings that can be generated by the given grammar.
  - (b) A given language is ambiguous if no unambiguous grammar exists for it.
  - (c) Two different grammars may generate the same language.
  - (d) None of the above
- \*27. Consider the grammar

S → ABSc | Abc

 $BA \rightarrow AB$ 

Bb → bb

Ab → ab

Aa → aa

Which of the following sentences can be derived by this grammar?

(a) abc

(b) aab

(c) abcc

(d) abbc

- \*28. The language generated by the above grammar is the set of all strings, made up of a, b, c, such that
  - (a) the number of a's, b's, and c's will be equal
  - (b) a's always precede b's
  - (c) b's always precede c's
  - (d) the number of a's b's and c's are same and the a's precede b's, which precede c's.
  - 29. In an incompletely specified automata
    - (a) no edge should be labeled ε
    - (b) from any given state, there can't be any token leading to two different states

	(c) some states have no transition on some tokens							
	(d) start state may not be there							
30.	The main difference between a DFSA and a	n NDFSA is						
	<ul><li>(a) in DFSA, ε transition may be present</li></ul>							
	(b) in NDFSA, $\epsilon$ transitions may be present							
	(c) in DFSA, from any given state, there can	t be any alphabet leading to two different states.						
	<ul><li>(d) in NDFSA, from any given state, there states.</li></ul>	can't be any alphabet leading to two different						
31.	Two finite state machines are said to be equ	ivalent if they						
	(a) have the same number of states	-						
	(b) have the same number of edges							
	(c) have the same number of states and edg	es						
	(d) recognize the same set of tokens							
32.	Choose the correct answer.							
	FORTRAN is a							
	(a) regular language	(b) context-free language						
	(c) context-sensitive language	(d) Turing language						
33.	If two finite states machine M and N are iso	morphic, then M can be transformed to N by re-						
	labeling							
	(a) the states alone	(b) the edges alone						
	(c) both the states and edges	(d) none of the above						
34.	•	e value of an attribute of a node is a function of						
	the values of the attributes of its children, th							
	(a) synthesized attribute	(b) inherited attribute						
	(c) canonical attribute	(d) none of the above						
35.	Synthesized attribute can easily be simulated	-						
	(a) LL grammar	(b) ambiguous grammar						
26	(c) LR grammar	(d) none of the above						
30.	For which of the following situations, inheri	ted attribute is a natural choice?						
	(a) Evaluation of arithmetic expressions							
	<ul><li>(b) Keeping track of variable declaration</li><li>(c) Checking for the correct use of L-values</li></ul>	and P-values						
	(d) All of the above	and K-values						
37	1-7	of the attributes of different nodes in a parse tree						
37.	is called a	of the antibutes of different nodes in a paise tree						
	(a) flow graph	(b) dependency graph						
	(c) Karnaugh's graph	(d) Steffi graph						

38.	8. Choose the correct statements.								
(a) Topological sort can be used to obtain an evaluation order of a dependency g									
	(b) Evaluation order for a dependency graph dicta are done.	(b) Evaluation order for a dependency graph dictates the order in which the semantic rules are done.							
	(c) Code generation depends on the order in which	the semantic actions are performed.							
	(d) Only (a) and (c) are correct.								
39.	9. A syntax tree	•							
	(a) is another name for a parse tree (b)	is a condensed form of parse tree							
	(c) should not have keywords as leaves (d)	none of the above							
40.	0. Syntax directed translation scheme is desirable bec	ause							
	(a) it is based on the syntax								
	(b) its description is independent of any implementation								
	(c) it is easy to modify								
	(d) only (a) and (c) are correct								
41.	1. Which of the following is not an intermediate code	form?							
	(a) Postfix notation (b)	Syntax trees							
	(c) Three address codes (d)	Quadruples							
42.	2. Three address codes can be implemented by								
	(a) indirect triples (b) direct triples (c)	quadruples (d) none of the above							
43.	3. Three address code involves	• •							
	(a) exactly 3 addresses (b)	at the most 3 addresses							
	(c) no unary operator (d)	none of the above							
44.	<ol> <li>Symbol table can be used for</li> </ol>								
	(a) checking type compatibility (b)	suppressing duplicate error messages							
	(c) storage allocation (d)	none of the above							
45.	<ol> <li>The best way to compare the different implement time required to</li> </ol>	ations of symbol table is to compare the							
	(a) add a new name (b)	make an inquiry							
	(c) add a new name and make an inquiry (d)	none of the above							
46.	6. Which of the following symbol table implementati reference?	on is based on the property of locality of							
	(a) Linear list (b)	Search tree							
	(c) Hash table (d)	Self-organization list							
*47.	17. Which of the following symbol table implemental minimum?	tion is best suited if access time is to be							
	(a) Linear list (b)	Search tree							
	(c) Hash table (d)	Self organization list							
48.	18. Which of the following symbol table implementation	on, makes efficient use of memory?							
	(a) List (b) Search tree (c) Ha	ash table (d) Self-organizing list							

164

19.	Access time of the symbol table will be loga	rithmic, if it is imp	lemented by a
	(a) linear list (b) search tree	(c) hash table	(d) self-organizing list
50.	An ideal compiler should		
	(a) detect error	(b) detect and r	eport error
	(c) detect, report and correct error	(d) none of the	above
51.	. Which of the following is not a source of en	ror?	
	(a) Faulty design specification	(b) Faulty algor	ithm
	(c) Compiler themselves	(d) None of the	above
52.	Any transcription error can be repaired by		
	(a) insertion alone	(b) deletion alo	ne
	(c) insertion and deletion alone	<ul><li>(d) replacement</li></ul>	alone
53.	. Hamming distance is a		
	(a) theoretical way of measuring errors		
	(b) technique for assigning codes to a set of	items known to oc	cur with a given probability
	(c) technique for optimizing the intermediate	e code	
	(d) none of the above		
54.	Error repair may		
	(a) increase the number of errors	<ul><li>(b) generate spt</li></ul>	irious error messages
	(c) mask subsequent errors	(d) none of the	above
55.	A parser with the valid prefix property is ad	vantageous because	•
	(a) it detects error as soon as possible		
	(b) it detects errors as and when they occur		
	(c) it limits the amount of erroneous output	passed to the next	phase
	(d) all of the above		
56.	The advantage of panic mode of error recover	ery is that	
	(a) it is simple to implement	(b) it is very eff	
	(c) it never gets into an infinite loop	(d) none of the	above
57.	. To recover from an error, the operator prece		
	(a) insert symbols onto the stack		ols onto the input
	(c) delete symbols from the stack		ols from the input
58.	Which of the following optimization techniq		
	(a) Removal of invariant computation		of induction variables
	(c) Peephole optimization	(d) Constant for	•
59.	. The technique of replacing run time computa		-
	(a) constant folding	(b) code hoistin	-
	(c) peephole optimization	(d) invariant co	•
MI.	. The graph that shows the basic blocks and the	neir successor relati	ionsnin is called

(b) flow graph

(a) control graph

(c) DAG

(d) Hamiltonian graph

61.	Red	luction in strength means							
	(a)	replacing run time computation by compile time computation							
	(b)	removing loop invariant computation							
	(c)	removing common sub-expressions							
(d) replacing a costly operation by a relatively cheaper one									
62.		pasic block can be analyzed by a							
	(a)	DAG	(b)	graph which may involve cycles					
	(c)	flow-graph	(d)	none of the above					
63.	uđ	-chaining is useful for							
	(a)	determining whether a particular definition	is u	ised anywhere or not					
,	(b)	constant folding							
	(c)	checking whether a variable is used, withou	ut p	rior assignment					
	(d)	none of the above							
64.	Wh	ich of the following concepts can be used t	o id	entify loops?					
	(a)	Dominators	(b)	Reducible graphs					
	(¢)	Depth first ordering	(d)	None of the above					
65.	Wh	ich of the following are not loop optimizati	ion t	echniques?					
	(a)	Jamming	(b)	Unrolling					
	(c)	Induction variable elimination	(d)	None of the above					
66.	Rui	nning time of a program depends on the							
	(a)	way the registers are used							
	(b)	order in which computations are performed	d						
	(c)	way the addressing modes are used							
	(d)	usage of machine idioms							
67.		-chaining							
	(a)	stands for use definition chaining							
	(b)	is useful for copy propagation removal							
	(c)	is useful for induction variable removal							
	(d)	none of the above							
68.		ich of the following comments about peep-	hole	optimization are true?					
		It is applied to a small part of the code.							
	(b)	It can be used to optimize intermediate co-	de.,						
		To get the best out of this technique, it has							
		It can be applied to a portion of the code t	hat i	s not contiguous.					
*69.		ft-reduce parsers are							
	-	top-down parsers		bottom-up parsers					
	(c) may be top-down or bottom-up parsers (d) none of the above								

80.	Consider an $\epsilon$ -free CFG. If for every pair of productions $A \rightarrow u$ and $A \rightarrow v$							
	<ul><li>(a) if FIRST(u) ∩ FIRST(v) is empty then the CFG has to be LL(1)</li></ul>							
	(b) if the CFG is LL(1) then FIRST (u) ∩ FIRST (v) has to be empty							
	(c) if FIRST (u) ∩ FIRST (v) is empty then the CFG cannot be LL(1)							
	(d) none of the above							
81.	LR(k) grammar							
	(a) can only examine a maximum of k input symbols							
	(b) can be used to identify handles							
	(c) can be used to identify the production associated with a handle							
	(d) covers the LL(k) class							
82.	The set of all viable prefixes of right sentential form of a given grammar							
	(a) can be recognized by a finite state machine							
	(b) cannot be recognized by a finite state machine							
	(c) can be used to control an LR(k) parser							
	(d) none of the above							
83.	The 'k', in LR (k) cannot be							
	(a) 0 (b) 1 (c) 2 (d) none of the above							
	The next three questions are based on the following grammar							
	$E \rightarrow E/X + X$							
	$X \rightarrow T-X \mid X^*T \mid T$							
	$T \rightarrow T+F \mid F$							
	$F \rightarrow (E) + id$							
	(id stands for identifier)							
84.	This grammar is							
	(a) unambiguous (b) ambiguous (c) context-free (d) none of these							
85.	The above grammar is used to generate all valid arithmetic expressions in a hypothetica							
	language in which							
	(a) / associates from the left (b) - associates from the left							
	(c) + associative from the left (d) * associative from the left							
86.	The above grammar is used to generate all valid arithmetic expressions in a hypothetical							
	language in which							
	(a) + has the highest precedence (b) * has the highest precedence							
	(c) - has the highest precedence (d) / has the highest precedence							
87.	Back-patching is useful for handling							
	(a) conditional jumps (b) unconditional jumps							
	(c) backward references (d) forward references							
	Let x be a string and let A be a non-terminal. $FIRST_k(x)$ is the set of all leading terminal							
	strings of length k or less, in the strings derivable from x.							

FOLLOW, (A) is the set of all derivable terminal strings of length k or less, that can follow A in some left-most sentential form.

#### The next three questions are based on the above definition.

88. Consider the grammar

$$E \rightarrow TE'$$
 $E' \rightarrow +TE' \mid \epsilon$ 
 $T \rightarrow FT'$ 
 $T' \rightarrow *FT' \mid \epsilon$ 
 $F \rightarrow (E) \mid id$ 

FIRST<sub>1</sub> (E) will be same as that of

- (a) FIRST<sub>1</sub>(T) (b) FIRST<sub>1</sub>(F) (c) FIRST<sub>1</sub>(T') (d) all of the above

89. FOLLOW, (F) is

(a) {+,\*,),\$)

(b) {+,},\$}

(c) {\*, ),\$}

- (d) {+, (,), \*}
- 90. Which of the following remarks logically follows?
  - (a)  $FIRST_{\nu}(\varepsilon) = \{\varepsilon\}$
  - (b) If FOLLOW<sub>k</sub>(A) contains ε, then A is the start symbol
  - (c) If A → w, is a production in the given grammar G, then FIRST<sub>k</sub>(A) contains FIRST<sub>k</sub>(w)
  - (d) If A → w, is a production in the given grammar G, then FIRST<sub>k</sub>(w) contains FIRST<sub>k</sub>(A)
- 91. Merging states with a common core may produce \_\_\_\_\_, conflicts but does not produce \_\_\_\_ conflicts in an LALR parser
  - (a) reduce-reduce; shift-reduce
- (b) shift-reduce: reduce-reduce
- (c) shift-reduce; shift-reduce
- (d) none of the above
- 92. For a CFG, FOLLOW (A) is the set of all terminals that can immediately appear to the right of the non-terminal A in some sentential form. We define two sets LFOLLOW(A) and RFOLLOW(A) by replacing the word sentential by "Left most sentential" and "Right most sentential" respectively in the definition of FOLLOW (A).

Choose the correct statement(s).

- (a) FOLLOW(A) and LFOLLOW(A) may be different
- (b) FOLLOW(A) and RFOLLOW(A) are always the same
- (c) All the three are same
- (d) All the three are different
- 93. In a programming language, an identifier is permitted to be a letter followed by any number of letters or digits. If L and D denote the set of letters and digits respectively, which of the following expressions defines an identifier?
  - (a) (L U D)\*
- (b) L.(L U D)\* (c) (L.D)\* (d) L.(L.D)\*

# **Explanations**

Consider the string a+a\*a. It can be derived as

```
E \rightarrow E+E \rightarrow E+E*E \rightarrow a+E*E \rightarrow a+a*E \rightarrow a+a*a or E \rightarrow E*E \rightarrow E+E*E \rightarrow a+E*E \rightarrow a+a*E \rightarrow a+a*a
```

Since we know a string that can be derived in more than one way, the given grammar is ambiguous.

27. abc can be derived as follows.

```
S → Abc → abc using (Ab → ab)
```

As we see, any production from the start state has to end in c. So aab is impossible. Options (c) and (d) are also not possible.

- 28. Generate some of the strings that can be derived from the start state and verify that they fall into the category covered by option (d).
- 47. If memory space is not the constraint, then by increasing the number of bins to K, the access time can be reduced by a factor of K. So, average number of items in a bin will decrease as the number of bins increases. In the case of list, access time will be proportional to n, the number of items, but we will be using as much memory space as is absolutely necessary. In the case of search tree implementation, the access time will be logarithmic.
- 69. Any shift-reduce parser typically works by shifting entries onto the stack. If a handle is found on the top of the stack, it is popped and replaced by the corresponding left hand side of the production. If ultimately we have only the starting non-terminal on the stack, when there are no more tokens to be scanned, the parsing will be successful. So, it is bottom-up.
- 94. The right-most derivation of the string xxxxyzz is,

```
S → xxW → xxSz → xxxxWz → xxxxSzz → xxxxyzz.
```

A shift reduce parser, performs the right-most derivation in reverse. So, first it reduces the y to s, by the production  $S \to y$ . As a consequence of this, 2 is immediately printed. Next, Sz is reduced to W, by the production  $W \to Sz$ . So, 3 will be printed. Proceeding this way, we get the output string 23131.

95. It is because, it is equivalent to recognizing wcw, where the first w is the declaration and the second is its use, wcw is not a CFG.

(d) Buffer

(c) Program counter

(d) none of the above

(a) Accumulator

18. Which of the following are registers?

(b) Stack pointer

19.	Which of the following remark	s about BCD are tru	ie?	
	(a) It is a 8-4-2-1 weighted of	ode		
	(b) Complement of a number	an be found efficier	ntly	
	(c) (12345678) <sub>10</sub> needs 4 byte	in BCD representa	tion	
	(d) Conversion to and from th	decimal system car	n be done easily	
20.	The first operating system use	in microprocessors	is	
	(a) Zenix (b) D	OS (c)	CP/M	(d) Multics
21.	Which of the following remark	s about PLA is/are t	true?	
	(a) It produces product of sun	as the output.		
	(b) It produces sum of produc	s as the output.		
	(c) It is dedicated for a particular	lar operation.		
	(d) It is general.			
<b>‡22.</b>	Any given truth table can be re	presented by a		
	(a) Karnaugh map			
	(b) sum of product of Boolean	expressions		
	(c) product of sum of Boolean	expressions		
	(d) none of the above			
<b>*23.</b>	A number system uses 20 as t	ne radix. The excess	s code that is neces	ssary for its equivalen
	binary coded representation is			
	(a) 4 (b) 5	(c)	6	(d) 7
24.	Choose the correct statements.			
	(a) Bus is a group of informat			
	(b) Bus is needed to achieve r	•	operation.	
	(c) Bus can carry data or addr			
	(d) A bus can be shared by m	re than one device.		
*25.	A+B can be implemented by	4.5		
	(a) NAND gates alone		NOR gates alone	
	(c) AND gates alone	1 7	none of the above	
26.	Bipolar devices are desirable i			ing components?
	(a) Main memory	4-2	Cache memory	
27	(c) Micro program memory	1 7	All of the above	
2/.	Which of the following is the	-		(d) 8275
110	(a) 8251 (b) 82		8253	(a) 8273
· 48.	The idea of cache memory is b			
	<ul><li>(a) property of locality of refe</li><li>(b) fact that only a small porti</li></ul>		afarancad relatively	frequently
	(c) heuristic 90–10 rule	on or a program is r	eletenced feratively	nequently
	(d) fact that references genera	ly tend to clueter		
	THE PROPERTY OF THE PROPERTY O	ar tong to engage.		

(a) 3m bits

*29.	Which of the following weights makes the	complement operation easier in BCD form?
	(a) 8-4-2-1 (b) Excess-3	(c) 2-4-2-1 (d) 3-2-1-0
30.	The sequence of events that happen during	a typical fetch operation is
	(a) $PC \rightarrow Mar \rightarrow Memory \rightarrow MDR \rightarrow IR$	(b) $PC \rightarrow Memory \rightarrow MDR \rightarrow IR$
	(c) PC → Memory → IR	(d) $PC \rightarrow MAR \rightarrow Memory \rightarrow IR$
*31.	Any given Boolean expression can be imple	emented by using
	(a) only NAND gates	(b) only NOR gates
	(c) only OR gates	(d) only AND gates
*32.	To get Boolean expression in the product o	f sum form, from a given Karnaugh map
	(a) don't care conditions should not be pre	sent
	(b) don't care conditions, if present, should	be taken as zeroes
	(c) one should cover all the 0's present and	complement the resulting expression
	(d) one should cover all the 1's present and	complement the resulting expression
*33.		+ AC is unaffected by the value of the Boolean
	variable	
	(a) A (b) B	(c) C (d) none of the above
*34.	The minimum number of gates required to	implement the Boolean expression
	AB + AB' + A'C is	4
	(a) 1 AND gate and 1 OR gate	(b) 2 NAND gates
	(c) 3 AND gates and 2 OR gates	(d) none of the above
35.	Property of locality of reference may fail if	
	(a) many conditional jumps	(b) many unconditional jumps
	(c) many operands	(d) none of the above
36.	Which of the following comments about ha	If adder are true?
	(a) It adds 2 bits.	1
	(b) It is called so because a full adder invo	ives two half-adders.
	(c) It does half the work of a full adder.	
27	(d) It needs two input and generates two or	
31.	The binary equivalent of the decimal numb (a) 0.0111 (b) 0.1011	(c) 0.1100 (d) 0.1010
*12	The Boolean expression (A + C) (AB' +	
30.		(c) A'B + BC (d) AB + BC
*30		capacity of 2" kbytes and can perform 2" opera-
39.	tions. An instruction involving 3 operands	
	(a) $3m$ bits (b) $3m + n$ bits	(c) $m + n$ bits (d) none of the above
*40.		word addressable with the word size being 8 bytes
	then the answer will be	

(b) 3m + n bits (c) m + n bits

(d) none of the above

(c) 11 9 7 16 (d) 11 14 23 16

*41.	The number of colum input is	ns in a state table for	a sequential circuit	with 'm' flip-flops and 'n'
	(a) $m + n$	(b) $m + 2n$	(c) $2m + n$	(d) $2m + 2n$
42.	,	ary system instead of th	4 -	system. An 'n' bit string in
	(a) $3 + n$ ternary digi	ts	(b) 2n/3 ternary	digits
	(c) n(log <sub>2</sub> 3) ternary d	igits	(d) $n(\log_3 2)$ term	ary digits
*43.	The Boolean expression	on A'BE + BCDE +	BC'D'E + A'	B'DE' + B'C'DE' can
	be simplified to BE	<ul><li>B'DE', if the don't</li></ul>	care conditions are	;
	(a) ABCDE + AB'C	CDE'	(b) ABCD + A	B'CDE' + ABCD'E
	(c) ABC'DE + AB	'CDE' + ABCD'E	(d) none of the	above
44.	The decimal equivaler	nt of the binary number	101.101 is	
	(a) 5.6249	(b) 5.625	(c) 5.5	(d) 5.25
45.	Which of the following	g does not have 8 data	lines?	
	(a) 8085	(b) 8086	(c) 8088	(d) Z-80
46.	Which of the following	g logic families is well	suited for high-spe	eed operation?
	(a) TTL	(b) ECL	(c) MOS	(d) CMOS
47.	The following arrange	ment of JK flip-flops d	oes the function of	a
		J O	ј о к о	
		Fig. 8	.1	
	(a) Shift register	(b) Mod-3 counter	(c) Mod-2 count	ter (d) none of the above
48.	Negative numbers can	not be represented in		
	(a) signed magnitude	form	(b) I's compleme	ent form
	(c) 2's complement fe	orm	(d) none of the	above
49.	The addressing mode	used in an instruction o	f the form ADD X	Y, is
	(a) absolute	(b) immediate	(c) indirect	(d) index
*50.	The combinational circ	cuit in Fig. 8.2 can be re	placed <sub>r</sub>	
	by a single			
	(a) OR gate	(b) XOR gate		
	(c) NOR gate	(d) AND gate		Fig. 8.2

\*51.  $(10110011100011110000)_2$  in base 32 is

(b) 11 9 23 31

(a) 22 14 7 16

- \*52. The XOR operator ⊕ is
  - (a) commutative

- (b) associative
- (c) distributive over AND operator
- (d) none of the above
- 53. Bubble memories are preferable to floppy disks because
  - (a) of their higher transfer rate

(b) the cost needed to store a bit is less

(c) they consume less power

- (d) of their reliability
- 54. Addressing capability of 8086/88 is
  - (a) 64 K
- (b) 512 K
- (c) 2 MB
- (d) 1 MB

55. The following circuit produces the output sequence




Fig. 8.3

(a) 1111 1111 0000 0000

(b) 1111 0000 1111 000

(c) 1111 0001 0011 010

- (d) 1010 1010 1010 1010
- 56. Which of the following units can be used to measure the speed of a computer?
  - (a) SYPS
- (b) MIPS
- (c) BAUD
- (d) FLOPS
- \*57. if A ⊕ B = C (⊕ stands for the XOR operator), then
  - (a) A ⊕ B = B

(b) B ⊕ C = A

(c) A ⊕ B ⊕ C = 0

- (d) none of the above
- 58. Which of the following operation(s) is/are not closed as regards to computers?
  - (a) Addition
- (b) Subtraction
- (c) Multiplication
- (d) Division
- \*59. If (11A1B)  $_8 = (12C9)_{16}$  (C stands for decimal 12), then the values of A and B are
  - (a) 5, 1

- (b) 7, 5
- (c) 5, 7
- (d) none of the above
- \*60. The total number of possible Boolean functions involving 'n' Boolean variables is
  - (a) infinitely many
- (b) n<sup>n</sup>
- (c) n<sup>2</sup>
- (d) none of the above
- 61. Which of the following architecture is/are not suitable for realizing SIMD?
  - (a) Vector processor

(b) Array processor

(c) Von Neumann

(d) All of the above

*62.	How many 2-input mult	tiplexers are required t	o construct a 210-inp	ut multiplexer?
	(a) 1023	(b) 31	(c) 10	(d) 127
*63.	Let A be a set having 'n' is	elements. The number	of binary operations	that can be defined on A
	(a) $n^{n^2}$	(b) 2 <sup>n*</sup>	(c) n2*	(d) 22°
*64.	The values of x and y, is			·
		(b) 3, 3		(d) 4, 5
°65.	A decimal number has 2 sentation is, approximate	_	of bits needed for its	equivalent binary repre-
	(a) 50	(b) 60	(c) 70	(d) 75
*66.	The number of instruction only one address instruction		numbers and store the	result in memory using
	(a) n	(b) n − 1	(c) $n + 1$	(d) independent of n
*67.	The Boolean expression	corresponding to the c	ircuit in Fig. 8.4 is	
	В	Fig. 8.4		F
	(a) a tautology		(b) an inconsistency	
	(c) independent of A		(d) none of the above	e
68.	The clock of a microproc	cessor can be divided	by 5 using a	
	(a) 3 bit counter	(b) 5 bit counter	(c) mod 5 counter	(d) mod 3 counter
*69.	The minimal cover for the	ne maximal compatibil	ity classes {ae, ac	d, ad, bd}is
	(a) ae, acd, ad		(b) acd, ad, bd	l
	(c) ae, acd, bd		(d) ae, ad, bd	
*70.	The values of a, x, y if		-	
	* 7		(c) 3, 4, 5	(d) 2, 4, 5
/1.	The reasons for the prese	•		
	(a) 8085 uses I/O mappe		* **	ио
	(b) 8085 has 5 interrupt	inies, whereas 0000 fi	as only 2	
	(c) 8085 has multiplexed	d hus whereas 6800 d	oesn't have	
	(c) 8085 has multiplexed (d) none of the above	d bus, whereas 6800 d	oesn't have	

(c) 87%

(d) 88%

a 10 ns memory) is,

(b) 90%

(a) 93%

- 73. In which of the following instructions bus idle situation occurs?
  - (a) EI

- (b) DAD rp
- (c) INX H
- (d) DAA

- \*74. Any instruction should have at least
  - (a) 2 operands
- (b) 1 operand
- (c) 3 operands
- (d) none of the above

\*75. Consider the circuit in Fig. 8.5.




Fig. 8.5

In order to make it a tautology the '?' marked box should be replaced by

- (a) an OR gate
- (b) an AND gate
- (c) a NAND gate
- (d) a NOR gate
- \*76. If the cache needs an access time of 20 ns and the main memory 120 ns, then the average access time of a CPU is (assume hit-ratio is 80%)
  - (a) 30 ns
- (b) 40 ns
- (c) 35 ns
- (d) 45 ns
- 77. The number of clock cycles necessary to complete 1 fetch cycle in 8085 (excluding wait state) is
  - (a) 3 or 4
- (b) 4 or 5
- (c) 4 or 6
- (d) 3 or 5
- \*78. The seek time of a disk is 30 ms. It rotates at the rate of 30 rotations per second. Each track has a capacity of 300 words. The access time is approximately
  - (a) 47 ms
- (b) 50 ms
- (c) 60 ms
- (d) 62 ms

- 79. Motorola's 68040 is comparable to
  - (a) 8085
- (b) 80286
- (c) 80386
- (d) 80486
- \*80. The possible number of Boolean functions of 3 variables X, Y and Z such that

$$f(X,Y,Z) = f(X',Y',Z')$$
 is

(a) 8

(b) 16

(c) 64

- (d) 32
- 81. Which of the following interrupt is both level and edge sensitive?
  - (a) RST 5.5
- (b) INTR
- (c) RST 7.5
- (d) TRAP

- 82. The difference between 80486 and 80386 is/are
  - (a) presence of floating point co-processor
  - (b) speed of operation
  - (c) presence of 8 K cache on chip
  - (d) presence of memory controller
- 83. The addressing mode used in the instruction PUSH B is
  - (a) direct
- (b) register
- (c) register indirect
- (d) immediate

84.	The	e most relevant addre	essing m	ode to write po	sitio	on independent coo	de is	
	(a)	direct mode	(b) ind	irect mode	(c)	relative mode	(d)	indexed mode
85.	Wh	ich of the following	are CIS	C machines?				
	(a)	IBM 360	(b) 803	86	(c)	68030	(d)	none of the above
86.	Wh	ich of the following	rules reg	arding the add	ition	of 2 given numbe	rs is	correct, if negative
	nun	nbers are represented	1 in 2's (	complement for	rm?			
	(a)	Add sign bit and	discard o	carry, if any.				
-	(b)	Add sign bit and	add car	ry, if any.				
	(c)	Don't add sign bi	t and dis	card carry, i	f an	y.		
	(d)	Don't add sign bi	t and ad	d carry, if an	ıy.			
87.	Wh	en INTR is encount	ered, the	processor bran	nche	s to the memory le	ocati	on, which is
	(a)	0024H						
	(b)	determined by the '	call addı	ess' instruction	ı iss	ued by the I/O dev	rice	
	(c)	determined by the '	RST n	' instruction is	ssue	d by the I/O device	e	
	(d)	all of the above						
88.	The	e advantage of a sing	le bus o	ver a multi-bus	is t	he		
	(a)	low cost			(b)	flexibility in attac	hing	peripheral devices
	(c)	high operating spee	d		(d)	all of the above		
*89.	The	number of possible	Boolean	n functions tha	t car	be defined for $n$	Boo	lean variables over
	n-v	alued Boolean aigeb	ra is					
	(a)	22"	(b) 2 <sup>π²</sup>		(c)	$n^{2^n}$	(d)	$n^{n^{r_i}}$
90.	The	ASCII code 56, rep	resents	the character	, ,			
	(a)	V	(b) 8		(c)	a	(d)	carriage return
91.	Par	allel printer uses						+
	(a)	RS-232C interface			(b)	centronics interfa	ce	
	(c)	hand-shake mode			(d)	synchronous data	tran	sfer mode
92.	Αn	nicroprogrammed co	ntrol uni	it				
	(a)	is faster than a hard	-wired c	ontrol unit				
	(b)	facilitates easy impl	ementati	ion of new inst	ruct	ions		
	(c)	is useful when very	small p	rograms are to	be r	un		
	(d)	usually refers to the	control	unit of a micro	opro	cessor		
93.	Wh	ich of the following	are typic	cal characterist	ics (	of a RISC machine	?	
	(a)	Instruction taking m	ultiple c	ycles				
	(b)	Highly pipelined						
	(c)	Instructions interpre	ted by n	nicroprograms				
		Multiple register set						
<b>*94</b> .	The	working of a stairca	ase swite	h is a typical o	exan	pple of the logical	oper	ation

(c) Exclusive-OR

(d) Exclusive-NOR

(b) NOR

(a) O.R.

(a) the dynamic range is large

(b) the precision is high

(c) the smallest number is represented by all zeroes (d) overflow is avoided 96. On receiving an interrupt from an I/O device, the CPU (a) halts for a predetermined time (b) hands over control of address bus and data bus to the interrupting device (c) branches off to the interrupt service routine immediately (d) branches off to the interrupt service routine after completion of the current instruc-\*97. The Karnaugh map for the Boolean function F of 4 Boolean variables is given in Fig. 8.6. A, B, C are don't care conditions. What values of A, B, C, will result in the minimal expression? А (a) A = B = C = 11 1 (b) B = C = 1: A = 0 1 В С (c) A = C = 1; B = 01 (d) A = B = 1; C = 0 Fig. 8.6 98. In serial communication, an extra clock is needed (a) to synchronize the devices (b) for programmed baud rate control (c) to make efficient use of RS-232 (d) none of the above 99. If negative numbers are stored in 2's complement form, the range of numbers that can be stored in 8 bits is (a) -128 to +128(b) -128 to +127(c) -127 to +128(d) -127 to +127100. If SUB A, B means B - A, then SUB 4 (R0), \*5 (R1) means ((X) means content of register or memory location X) (a) (((R1) + 5)) - (4\*(R0)) (b) (((R1) + 5)) - ((R0) + 4) (c) ((R1) + 5) - (4\*(R0))(d) ((R1) + 4) - (R0 + 4) \*101. A computer uses a floating-point representation comprising a signed magnitude fractional mantissa and an excess-16 base-8 exponent. What decimal number is represented by a floating-point number whose exponent is 10011, mantissa 101000, and the sign bit set? (b) -20480 (a) -6250 (d) -0.00122 (c) -320 102. The binary equivalent of the Gray code 11100 is (b) 00111 (c) 01011 (a) 10111 (d) 10101 \*103. The minimum number of 2-input NAND gates required to implement the function F = (x'+y')(z+w) is(b) 4 (d) 6 (a) 3 (c) 5

95. The exponent of a floating-point number is represented in excess-N code so that

- 113. An assembler that runs on one machine but produces machine code for another machine is called
  - (a) simulator
- (b) emulator
- (c) cross-assembler
- (d) boot-strap loader
- 114. When even-parity ASCII text is transmitted asynchronously at a rate of 10 characters per sec over a 110-bps line, what percentage of the received bits actually contain data (as opposed to over head)?
  - (a) 7/11

- (b) 8/11
- (c) 700/11
- (d) 80/11
- 115. Which of the following is not typically found in the status register of a microprocessor?
  - (a) Overflow
- (b) Zero result
- (c) Negative result
- (d) None of the above
- 116. The output F, of the circuit given in Fig. 8.8 is given by




Fig. 8.8

(a) 1

(b) 0

(c) X

- (d) X'
- 117. Most of the digital computers do not have floating-point hardware because
  - (a) it is costly
  - (b) it is slower than software
  - (c) floating-point addition cannot be performed by hardware.
  - (d) none of the above
- 118. 'n' flip-flops will divide the clock frequency by a factor of
  - (a)  $n^2$

(b) n

(c) 2<sup>n</sup>

- (d) log (n)
- 119. A toggle operation cannot be performed using a single
  - (a) NOR gate
- (b) AND gate
- (c) NAND gate
- (d) XOR gate

- 120. Micro program is
  - (a) the name of a source program in micro computers
  - (b) the set of instructions indicating the primitive operations in a system
  - (c) a primitive form of macros used in assembly language programming
  - (d) a program of very small size
- 121. The three main components of a digital computer system are
  - (a) memory, I/O, DMA

(b) ALU, CPU, memory

(c) memory, CPU, I/O

(d) control circuits, ALU, registers

*122.	A subtractor is not usua	ally present in a compu	ter b	ecause	
	(a) it is expensive				
	(b) it is not possible to	design it			
	(c) the adder will take	care of subtraction			
	(d) none of the above				:
*123.	Let $a_n a_{n-1} \ldots a_1 a_0$ bible by 3 if	be the binary representa	ation	of an integer b.	The integer b is divis-
	(a) the number of one's	s is divisible by 3			
	(b) the number of one's	s is divisible by 3, but	not l	oy 9	
	(c) the number of zero	es is divisible by 3			
	(d) the difference of alt	ternate sum, i.e., $(a_0 + a_0)$	a <sub>2</sub> +	) $-(a_1 + a_2 +)$	) is divisible by 3
124.	Which of the following	4-bit numbers equals i	ts 2'	s complement?	
	(a) 1010		(b)	0101	
	(c) 1000		(d)	No such number	exists
*125.	Which of the following	4-bit numbers equals i	ts l's	s complement?	
	(a) 1010		(b)	1000	
	(c) No such number ex	ists	(d)	None of the abov	e
*126.	FFFF will be the last n	nemory location in a me	emo	ry of size	
	(a) 1 k	(b) 16 k	(c)	32 k	(d) 64 k
127.	If you want to design a	boundary counter, you	sho	uld prefer a flip-fl	op of
	(a) D-type	(b) SR-type	(c)	latch	(d) JK type
*128.	Suppose the largest n-bit of the following relation			T .	7
	(a) $d = 2^n$	(b) $n = 2^d$	(c)	$d < n \log_{10} 2$	(d) $d > n \log_{10} 2$
*129.	A computer uses 8-digit	mantissa and 2-digit e	xpor	nent. If $a = 0.052$ a	and $b = 28E + 11$ , then
	b+a-b will				-
	(a) result in an overflow	w error		result in an under	flow error
	(c) be 0			be 5.28E+11	
130.	In Question 129, 'a' w exponent)	ill actually be stored a	s (th	ne '/' is separating	the mantissa and the
	(a) 000000000/00		(b)	05200000/00	
	(c) 52000000/-09		1 -	52000000/-01	1
131.	Which of the following	•			
	(a) 1010101010101			100101100	1
455	(c) 1110001110001			1111000011	
132.	A computer with a 32-		s 4	$K \times 8$ static RAM	I memory chips. The
	smallest memory this co	omputer can have is			

(b) 16 Kb

(a) 32 Kb

(c) 8 Kb

(d) 24 Kb

```
161.
         MVI B, 00
         MVI A, 1cH
          DCR B
          DAA
          STA TEMP
          HLT
    The content of the TEMP location after the execution of the above program is
                         (b) 22h
    (a) 1Ch
                                             (c) 82h
                                                                (d) 12h
162. Which of the following instructions requires the most number of T-states?
    (a) MOV A, B
                         (b) MOV A, M
                                            (c) LDAX B
                                                                (d) DAD D
163. Consider the following program. Assume that the program is stored in R/W memory.
         Initial condition:
                                     (A000H) = 00H
         8000: 31 07 80
                                      LXI SP, 8007H
         8003: 3E 76
                                       MVI A. 76H
         8005: F5
                                      PUSH PSW
         8006: 3A 00 A0
                                       LDA A000H
         8009: F1
                                       POP PSW
         800A: 3A 00 A0
                                       STA A000H
         800D 76
                                       HLT
    The content of the location A000H after the execution of the above program is
    (a) 76h
                         (b) 00h
                                             (c) FFh
                                                               (d) 55h
164. The 8085 μP enters into wait state after the recognition of
    (a) HOLD
                         (b) *READY
                                             (c) *RESET-IN
                                                                (d) INTR
165. Maximum number of I/O devices that can be addressed by Intel 8085 is
    (a) 65,536
                         (b) 255
                                             (c) 512
                                                                (d) 256
166. The μP may be made to exit from HALT state by asserting
    (a) RESET
                                            (b) any of the five interrupt lines
                                            (d) option (a) or option (b) or HOLD line
    (c) READY line
167. The number of RAM chips of size (256 K × 1) required to build a 1 Mbyte memory is
                         (b) 32
                                                               (d) 24
    (a) 8
                                             (c) 10
168.
                                LXI SP. 8007H
         8000: 31 07 80
         8003: AF
                                XRA A
         8004: FE 0A
                                CPI 0AH
         8006: D8
                                RC
         8007: OC
                                INR C
         8008: 80
                                ADD B
         8009: 02
                                STAX B
```

```
MVIC, 05H : count = 5
         LOOP :
                      MOV A, M
                      STAX B ; block copy
                      TNX X
                      INX H
                      DCR C
                      JNZ LOOP
                      HLT
     (a) JNZ instruction is used instead of JZ
     (b) C register is used as counter
     (c) the starting address of the destination block is altered as 9005H
     (d) DCR C instruction will not affect zero flag
181. RST 3 instruction will cause the processor to branch to the location
     (a) 0000h
                           (b) 0018h
                                                (c) 0024h
                                                                    (d) 8018h
182. Which one of the following interrupts is non-maskable?
     (a) TRAP
                           (b) RST 7.5
                                                (c) INTR
                                                                    (d) RST 6.5
183. Which one of the following instructions will never affect the zero flag?
     (a) DCR reg
                           (b) ORA reg
                                          (c) DCX rp
                                                                    (d) XRA reg
184. The contents of the A15-A8 (higher order address lines) while executing "IN addr"
     instruction are
                                                (b) irrelevant
     (a) same as the contents of A7-A0
     (c) all bits reset (i.e. 00h)
                                                (d) all bits set (i.e. FFh)
185. Which of the following peripheral ICs is used to interface keyboard and display?
     (a) 8251
                           (b) 8279
                                                (c) 8259
                                                                    (d) 8253
186. The only interrupt that is edge-triggered is
     (a) INTR
                           (b) TRAP
                                                (c) RST 7.5
                                                                    (d) RST 5.5
187. Which one of the following instructions may be used to clear the accumulator content
     (i.e. A = 00h) irrespective of its initial value?
     (a) CLR A
                           (b) ORA A
                                                (c) SUB A
                                                                    (d) MOV A, 00h
188. The execution of RST n instruction causes the stack pointer to
     (a) increment by two
                                                (b) decrement by two
     (c) remain unaffected
                                                (d) none of the above
189. The stack is nothing but a set of
     (a) reserved ROM address space
                                                (b) reserved RAM address space
     (c) reserved I/O address space
                                                (d) none of the above
190. The instruction used to shift right the accumulator contents by one bit through the carry flag
     bit is
```

(c) RRC

(d) RAR

block

(a) RLC

(b) RAL

RST 0

191.	The minimum	number of bits	required	to represent	a character from A	SCII code set
	(a) 2	(b) 5	i	(c)	7	(d) 8
192.	Consider the fo	llowing progra	ım fragm	ent		
	DELAY:	LXI H,	0010H			
	LOOP:	DCX H				
		MOV A,	L			
		ORA H				
		XRA A				
		JNZ LOO	P			
		RET				
	The number of	times LOOP w	vill be ex	ecuted is		
	(a) 16	(b) 1	0	(c)	1	(d) infinite
193.	8000:	START: L	XI H,	0001H		
		L	XI D,	8010H		
		X	CHG			
		D	CX D			
		J	Z 800C			
		P	CHL			
	8	00 C: JI	MP 800	0		
		N	OP			
		H	LT			
	Referring to the	e above progra	m, which	of the follo	wing statements is	true?
	(a) The progra					
	(b) The progra	_		after the first	t pass	
	(c) The progra				-	
	(d) None of the					
194.	S0 and S1 pin					
	(a) serial comr			(b)	indicating the proc	cessor's status
	(c) acknowledge	ging the interru	upt		none of the above	
195.	Pick out the ma			1-7		
	(a) READY;			(b)	HOLD; DMA	
	(c) SID; SI				SO, S1; Wait	states
197.	Consider the fo		am:	1-7		
		ORG 8000				
	START:	LXI H, 8				
		MOVE A,				
		ADD H				
		TM VV7				


XYZ: PCHL HLT Pick out the correct statement from the following: (a) the program will branch to 0000H after JM XYZ (b) the program will branch to 0008H after JM XYZ (c) the program will halt the processor (d) the program will be repeated infinitely 198. Assume that the 8255 gets selected whenever A15-A11 are high during I/O read or write cycles. The A2 and A1 are connected to A1 and A0 of 8255 chip. Then, the address for port C of 8255 is (a) 03h (b) FEh. (c) FFh (d) FF03h 199. Assume that a slow memory device is interfaced with an 8085 microprocessor and an 1-wait state generating circuit is connected to READY input. Then, the execution time needed for the following program would be, LDA TEMP ADD B LHLD TEMP (d) 33 T-states (a) 43 T-states (b) 30 T-states (c) 40 T-states 200. Which of the following instructions may be used to save the accumulator value onto the stack? (a) PUSH PSW (b) PUSH A (c) PUSH SP (d) POP PSW 201. A single instruction to clear the lower four bits of the accumulator in 8085 assembly language is (a) XRI OFH (b) ANI FOH (d) ANI OFH (c) XRI FOH 202. Which of the following statements is true? (a) ROM is a read/write memory. (b) PC points to the last instruction that was executed. (c) Stack works on the principle of LIFO. (d) All instructions affect the flag. 203. In a vectored interrupt the (a) branch address is assigned to a fixed location in memory. (b) interrupting source supplies the branch information to the processor through an interrupt vector (c) branch address is obtained from a register in the processor (d) none of the above 204. A sequence of two instructions that multiplies the contents of the DE register pair by 2 and stores the result in the HL register pair (in 8085 assembly language) is

(b) XTHL and DAD H

(d) XCHG and DAD H

(a) XCHG and DAD B

(c) PCHL and DAD D



(b) 0075h

(c) 003Ch

(d) 0034h

location

(a) 0000h

## Answers

1. c	2. b, c, d	3. a, c	4. c, d	5. a
6. a, c	7. b	8. b, c	9. a, c	10. d
11. a, b	12. d	13. b, c, d	14. c	15. a, b, c
16. a	17. b, c	18. a, b, c	19. a, c, d	20. c
21. b, d	22. a, b, c	23. с	24. a, b, c, d	25. a, b
26. b, c	27. с	28. a, b, c, d	29. c	30. a
31. a, b	32. c	33. b	34. d	35. a, b, c
36. a, b, d	37. a	38. a	39. d	40. d
41. c	42. d	43. c	44. b	45. b
46. b	47. b	48. d	49. a	50. a
51. a	52. a, b	53. c, d	54. d	55. c
56. b, d	57. a, b, c	58. a, b, c, d	59. d	60. d
61. c	62. a	63. a	64. a	65. d
66. c	67. a	68. c	69. c	70. d
71. c	72. b	73. b	74. d	75. c, d
76. b	77. c	78. a	79. d	80. b
81. d	82. a, b, c, d	83. c	84, č	85. a, b, c, d
86. a	87. b, c	88. a, b	89. d	90. b
91. b, c	92. b	93. b, d	94. c	95. c
96. d	97. d	98. b	99. ь	100. b
101. c	102. a	103. b	104. b	105. c
106. c	107. b	108. b	109. b	110. a
111. d	112. a	113. с	114. c	115. d
116. b	117. a	118. c	119. b	120. b
121. c	122. c	123. d	124. c	125. c
126. d	127. a	128. d	129. c	130. d
131. a, c, d	132. b	133. a, c	134. d	135. c ·
136. b	137. ь	138. a	139. d	140. c
141. b	142. a, b	143. c	144. b, d	145. a
146. c	147. b	148. a	149. a	150. d
151. a	152. ь	153. a	154. c	155. c
156. b	157. c	158. d	159. c	160. c
161. b	162. d	163. b	164. b	165. d
166. d	167. b	168. c	169. b, c	170. ь
171. Ь	172. d	173. c	174. a	175. d
176. a	177. b	178. b	179. a	180. b, c

181. Ь	182. a	183. c	184. a	185. b
186. c	187. c	188. Ь	189. b	190. d
191. c	192. c	193. b	194. b	195. b
196. b	197. d	198. b, c	199. a	200. a
201. b	202. с	203. a	204. d	205. с
206. a	207. с	208. d	209. d	210. d
211. a	212. c	213. c	214. b	215. b
216. a	217. d	218. b	219. d	220. b
221. b	222. d	223. b	224. d	225. b, c
226. с	227. a	228. d	229. b, c	230. a
231. b	232. Ь	233. b	234. с	

## Explanations

- 2. Exclusive OR takes the value 0 if there are even number of 1's.
- 3. X can take the value of either 1 or 0. Substitute and verify the identities.
- Form truth table and check the correctness of the options (c) and (d).
- Substitute and verify each of the possibilities.
- During execution of the current instruction the content is incremented so that it points to the next instruction.
- 10. Converting to decimal form, the given equation is

$$3 + (2 \times 5) + (1 \times 5 \times 5) = 3 + A \times B \text{ i.e., } 38 = A \times B + 3. \text{ So,}$$
  
A × B = 35. Possible values for A, B are 1, 35; 5, 7; 7, 5; 35, 1.

7, 5 and 35, are infeasible, as permissible digits for a number in base 'r' are 0, 1, 2, ... (r-1). Hence 1 and 5 are the possible values of A.

- 12. Refer Qn. 10. Converting to decimal form,  $A + 2 \times 3 + 1 \times 3 \times 3 = 3 + 2 \times A + 1 \times A \times A$ . Solving for A, we get A = -4 or 3. Both are infeasible.
- 13. The contents of a word may represent an instruction or data. Just by looking at the contents, it is not possible to attach any meaning to it. A word pointed to by the program counter, is an instruction. Otherwise it need not be. Also, the word data has context sensitive meaning. One can write a program in Pascal that needs radius as the input data. The program, as a whole, is input data for the compiler during the compilation process.

16. 
$$X + X'Y = X.1 + X'Y = X(1 + Y) + X'Y = X.1 + XY + X'Y$$
  
=  $X + (X + X') Y = X + 1. Y = X + Y$ 

If that sounds quite unnatural, here is another way. Let K = X + X'Y (we have to find K) Complementing both sides K' = (X + X'Y)' = X'. (X + Y')

$$= (X + X') = X \cdot (X + Y')$$
  
 $= X'X + X'Y' = 1 + X'Y'$ 

= X'Y'

Again complementing both sides K = (X'Y')' = X+YHence the answer is (a). 17. Obviously it shows it is associative. It implies (by the law of duality), the associativity of AND also. Complementing both sides,

$$(X + (Y + Z))' = ((X + Y) + Z)'$$
  
 $X'(Y'Z') = (X'Y')Z'$  (By De Morgan's law)

- 22. Karnaugh map is just pictorial representation of a truth table. By covering the l's, we get the sum of product form. By covering the 0's and then complementing, we get the product of sum form.
- Consider the decimal digit 5. Its BCD representation is 0101. If complemented, we get 1010, i.e., 15 - 5. In general, complementing x gives 15 - x. But correct complemented value should be 9 - x. The difference of 6 can be nullified by going for excess-3 code. (3 because using it twice, i.e., during the conversion and reconversion process one can account for the excess 6.) If a number system uses 20 as the radix, each digit needs 5 bits in the equivalent BCD form. So, complement of x, gives 31 - x. But the correct value is 19 - x. To account for the excess 31 - 19, i.e., 12, we have to use excess-6 code. e.g., take 11. Its complement should be 19 - 11 = 8. In excess-6 code, we add 6 to 11, to get 17. Complementing, we get 31 - 17 = 14. If we subtract the excess 6, we get 14 - 6 = 8, which is the required answer.
- By NAND gate as follows.





Fig. 8.10(a)

By NOR gate as follows.



- 28. 90 10 is a heuristic rule that says 90% of the execution time is spent on 10% of the code.
- 29. Consider the decimal digit 5. Its BCD form is 0101. Complementing, we get 1010, which is decimal 10. To make 1010 correspond to decimal 4 (which is the correct complement of 5), we can assign the weights 2-4-2-1. This way 1010, will be decimal 4.
- NOR and NAND are universal gates.

NAND can be simulated by NOR as follows.

$$NAND(A, B) = A' + B'$$
 $NOR(A, A) = A'$ 
 $NOR(B, B) = B'$ 
 $NOR(A', B') = (A' + B')' = AB$ 
 $NOR(AB, AB) = (AB)' = A' + B' = NAND(A, B)$ 

So, it suffices to prove NAND is a universal gate.

If that is true, it should simulate any Boolean operator. Since the basic operations are OR, AND, and complementation, it is enough to prove NAND can simulate these.

Refer Qn. 25 to see how OR can be simulated.

It is simple to simulate complementation.

$$NAND(A, A) = A$$

AND can be simulated as follows.

$$NAND(A, B) = (AB)'$$
  
 $NAND((AB)', (AB)') = AB$ 

Hence the correct answers are (a) and (b).

- 32. Don't care conditions need or need not be present. If present, they need or need not be used. If they aid in the simplification process, we use them to our advantage. Otherwise they are literally don't care.
- 33. AB + AB' + A'C + AC = A(B + B') + (A' + A)C= A(1) + (1) C = A + C, which is independent of B.
- 34. The given expression is AB + AB' + A'C = A(B + B') + A'C = A(1) + A'C= A + A'C = A + C (Refer Qn. 16)

So, one needs just a single OR gate to implement the given Boolean expression.

38. 
$$(A + C)(AB' + AC) = AAB' + AAC + ACB' + CAC$$
  
=  $AB' + AC + CAB' + AC$  (Since X.X = X)  
=  $AB' + CAB' + AC$  (Since X + X = X)

So the given Boolean expression is

$$(AB' + CAB' + AC) (A'C' + B') = AB'A'C' + AB'B' + CAB'A'C' + CAB'B' + ACA'C' + ACB' = 0 + AE' + 0 + CAB' + 0 + ACB' = AB' + ACB' = AB' (1 + C) = AB'$$

- 39. To specify a particular operation, out of the 2<sup>n</sup> possible operations, one needs n bits. As the machine is byte addressable, to specify a particular byte we need (m + 10) bits (since 2<sup>(m + 10)</sup> bytes are there). So 3 addresses and 1 operation needs 3 (m + 10) + n = 3 m + n + 30 bits.
- 40. Refer Qn. 39.

If it is word addressable, then the number of words is  $2^{(m+10)}$  divided by  $2^3$ , i.e.,  $2^{m+7}$  words. So, one needs 3(m+7) + n = 3m + n + 21 bits.

41. It is 2 m + n. 'n' columns for the 'n' inputs; 2m columns for storing the 'm' present states and 'm' next states.

43.

∖ AB	С						4	
DE \	000	001	011	010	110	111	101	100
00								
01			1	1	1	x		
11			1	, 1	х	1		
10	1	1					×	1

Fig. 8.11

The terms A'BE corresponds to A' - 0; B - 1; E - 1; C - 0 or 1; D - 0 or 1. Similarly mark all 1's and get the Karnaugh map as above. The 1's can be covered in the optimal way, if the slots marked X are set to 1's. So the three X's in the positions ABCD'E, ABC'DE, AB'CDE' are the don't care conditions to be set to 1 and used. Hence the answer is (c).

- 50. The circuit is (A'B')' = A + B. Hence the answer.
- 51. To convert to base 8, we group in 3's, because  $2^3 = 8$ .

To convert to base 16, we group in 4's, because  $2^4 = 16$ .

To convert to base 32, we group in 5's because  $2^5 = 32$ .

Grouping in 5's, from the right, we can get the answer.

52. It is commutative because A ⊕ B = B ⊕ A

It is associative because (A ⊕ B) ⊕ C = A ⊕ (B ⊕ C)

It is not distributive over AND because

$$A \oplus (B \text{ AND } C) = (A \oplus B) \text{ AND } (A \oplus C)$$

is not true. For e.g., 1 @ (0 AND 1) = 1

But (1 
$$\oplus$$
 0) AND (1  $\oplus$  1) = 1 AND 0 = 0

57. X + Y = 0 (Construct the truth table and verify)

So, 
$$A \oplus B = C$$
  $\Rightarrow A \oplus (A + B) = A \oplus C$   
 $\Rightarrow (A \oplus A) \oplus B = A \oplus C$   
 $0 \oplus B = A \oplus C$   
 $B = A \oplus C$ 

Similarly, (b) and (c) can be proved.

59. Converting to base 2, the equation reads

Here A, B stand for a group of binary digits. So, grouping the right hand side in 3's, from the right and matching corresponding groups in both the sides, we get B = 001 and A = 011. So, A=3 and B=1.

60. A single Boolean variable can take the values either 0 or 1, i.e., 2 possible ways. So, 'n' Boolean variables can take 2 × 2 × 2... (n times) values, i.e., 2<sup>n</sup> times. So, the truth table will have 2<sup>n</sup> rows. Each row can be assigned one of the 2 values 0 or 1. So, totally 2<sup>2<sup>n</sup></sup> functions are possible. So, none of the given choices is true.

Taking 
$$a=b=c=-1$$
 and  $d=-5/2$ ,  $ax+by+cz < d$  becomes  $-x-y-z < 5/2$ .

This is true if x=y=z=1. For all other Boolean combinations of x, y, z, this is false. Hence the correct option is (b).

105. Another name for Gray code is unit-distance code.

- 110. P is the carry and Q is the sum. Check it yourself.
- 122. Shift and add are the primitive operations.
- 123. For example consider 10101011. Number of 1's in even places is 1. Number of 1's in odd places is 4. The difference 4 1, is divisible by 3. So, the binary number 10101011 (i.e. decimal 171) is divisible by 3, which is true.
- 125. There can't be any such number. Because, if such a number say x, exists then  $x+x'=2^4-1$ , i.e., x+x=15, (since x'=x), which is not true for any integer x.
- 126. 64 K is 2<sup>16</sup> bytes. i.e. 16<sup>4</sup> bytes i.e., 10000 bytes in hex code. So last accessible address is 10000-1 = FFFF.
- 128. The largest 'n' bit binary number is  $2^n 1$ . If its equivalent decimal number has 'd' digits then it has to be less than  $10^d$ . So,  $2^n 1 < 10^d$ , i.e.  $2^n < 10^d$  (approximately), so  $d > n \log_{10} 2$ .
- 129. Addition will be performed first. a + b will evaluate to 'b' as the significant digits of 'a' will be lost when it is converted to exponent 11. So, a + b b is b b, which is 0.
- 131. If it is to be divisible by 4, then both the two least significant bits has to be 0. So, only option
  (b) is divisible by 4.
- 149. Frequency = 3 MHz. So, time per T-state = 1/3 MHz =  $3.33 \times 10^{-7}$  sec. Number of T-states = 13.

Total time =  $13 \times 3.33 \times 10^{-7} = 4333$  ns.

- 208. If one CPU completes its operation before the other, the result will be its original value. If one CPU has already fetched the value of x, and is in the process of updating it and at this point of time the other CPU fetches the value of x (which will be same as the value fetched by the first CPU), the first CPU after manipulating it will store back the result in x. After this the second CPU will store its manipulated value, over-writing what is stored by the first CPU. So, the final value may be its original value +1 if the first CPU decremented x, its original value -1, otherwise.
- 228. Even with a single processor, parallelism can be achieved by overlapping instruction fetch, decode, address calculation, operand fetch and execution of different instructions simultaneously.

231. 
$$m*a = (a*b)*a = (a'+b)*a = (a'+b)'*a = ab'+a = a(b'+1) = a$$